

EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -
Wholesale and Retail.

Phase Control Disc Thyristor Type DT80-2000-28

High power cycling capability / Low on-state and switching losses
 Designed for traction and industrial applications

Mean on-state current	I _{TAV}	2000 A			
Repetitive peak off-state voltage	V _{DRM}	2000 ÷ 2800 V			
Repetitive peak reverse voltage	V _{RRM}				
Turn-off time	t _q	500, 630, 800 µs			
V _{DRM} , V _{RRM} , V	2000	2200	2400	2600	2800
Voltage code	20	22	24	26	28
T _j , °C			-60 ÷ 125		

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	Values	Test conditions	
ON-STATE					
I _{TAV}	Mean on-state current	A	2000 2283	T _c =92 °C, Double side cooled T _c =85 °C, Double side cooled 180° half-sine wave; 50 Hz	
I _{TRMS}	RMS on-state current	A	3140	T _c =92 °C, Double side cooled 180° half-sine wave; 50 Hz	
I _{TSM}	Surge on-state current	kA	57.0 66.0	T _j =T _{j max} T _j =25 °C	180° half-sine wave; t _p =10 ms; single pulse; V _D =V _R =0 V; Gate pulse: I _G =2 A; t _{GP} =50 µs; di _G /dt≥1 A/µs
			60.0 69.0	T _j =T _{j max} T _j =25 °C	180° half-sine wave; t _p =8.3 ms; single pulse; V _D =V _R =0 V; Gate pulse: I _G =2 A; t _{GP} =50 µs; di _G /dt≥1 A/µs
I ² t	Safety factor	A ² s·10 ³	16200 21700	T _j =T _{j max} T _j =25 °C	180° half-sine wave; t _p =10 ms; single pulse; V _D =V _R =0 V; Gate pulse: I _G =2 A; t _{GP} =50 µs; di _G /dt≥1 A/µs
			14900 19700	T _j =T _{j max} T _j =25 °C	180° half-sine wave; t _p =8.3 ms; single pulse; V _D =V _R =0 V; Gate pulse: I _G =2 A; t _{GP} =50 µs; di _G /dt≥1 A/µs
BLOCKING					
V _{DRM} , V _{RRM}	Repetitive peak off-state and Repetitive peak reverse voltages	V	2000÷2800	T _{j min} < T _j < T _{j max} ; 180° half-sine wave; 50 Hz; Gate open	
V _{DSM} , V _{RSM}	Non-repetitive peak off-state and Non-repetitive peak reverse voltages	V	2100÷2900	T _{j min} < T _j < T _{j max} ; 180° half-sine wave; single pulse; Gate open	
V _D , V _R	Direct off-state and Direct reverse voltages	V	0.6·V _{DRM} 0.6·V _{RRM}	T _j =T _{j max} ; Gate open	

EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -

Wholesale and Retail.

TRIGGERING				
I_{FGM}	Peak forward gate current	A	10	$T_j = T_{j \max}$
V_{RGM}	Peak reverse gate voltage	V	5	
P_G	Gate power dissipation	W	5	$T_j = T_{j \max}$ for DC gate current
SWITCHING				
$(di_T/dt)_{crit}$	Critical rate of rise of on-state current non-repetitive ($f=1$ Hz)	A/ μ s	2000	$T_j = T_{j \max}; V_D = 0.67V_{DRM}; I_{TM} = 7000$ A; Gate pulse: $I_G = 2$ A; $t_{GP} = 50$ μ s; $di_G/dt \geq 2$ A/ μ s
THERMAL				
T_{stg}	Storage temperature	°C	-60÷50	
T_j	Operating junction temperature	°C	-60÷125	
MECHANICAL				
F	Mounting force	kN	40.0÷50.0	
a	Acceleration	m/s ²	50	Device clamped

CHARACTERISTICS

Symbols and parameters		Units	Values	Conditions
ON-STATE				
V_{TM}	Peak on-state voltage, max	V	1.75	$T_j = 25$ °C; $I_{TM} = 6280$ A
$V_{T(TO)}$	On-state threshold voltage, max	V	0.882	$T_j = T_{j \max};$
r_T	On-state slope resistance, max	$m\Omega$	0.156	$0.5 \pi I_{TAV} < I_T < 1.5 \pi I_{TAV}$
I_L	Latching current, max	mA	1500	$T_j = 25$ °C; $V_D = 12$ V; Gate pulse: $I_G = 2$ A; $t_{GP} = 50$ μ s; $di_G/dt \geq 1$ A/ μ s
I_H	Holding current, max	mA	300	$T_j = 25$ °C; $V_D = 12$ V; Gate open
BLOCKING				
I_{DRM}, I_{RRM}	Repetitive peak off-state and Repetitive peak reverse currents, max	mA	200	$T_j = T_{j \max};$ $V_D = V_{DRM}; V_R = V_{RRM}$
$(dv_D/dt)_{crit}$	Critical rate of rise of off-state voltage ¹⁾ , min	V/ μ s	200, 320, 500, 1000, 1600, 2000, 2500	$T_j = T_{j \max};$ $V_D = 0.67V_{DRM}$; Gate open
TRIGGERING				
V_{GT}	Gate trigger direct voltage, max	V	3.00 2.50 1.50	$T_j = T_{j \min}$ $T_j = 25$ °C $T_j = T_{j \max}$
I_{GT}	Gate trigger direct current, max	mA	400 250 150	$T_j = T_{j \min}$ $T_j = 25$ °C $T_j = T_{j \max}$
V_{GD}	Gate non-trigger direct voltage, min	V	0.35	$T_j = T_{j \max};$
I_{GD}	Gate non-trigger direct current, min	mA	35.00	$V_D = 0.67V_{DRM};$ Direct gate current
SWITCHING				
t_{gd}	Delay time, max	μ s	1.55	$T_j = 25$ °C; $V_D = 1500$ V; $I_{TM} = I_{TAV};$ $di/dt = 200$ A/ μ s;
t_{gt}	Turn-on time, max	μ s	6.00	Gate pulse: $I_G = 2$ A; $V_G = 20$ V; $t_{GP} = 50$ μ s; $di_G/dt = 2$ A/ μ s
t_q	Turn-off time ²⁾ , max	μ s	500, 630, 800	$dv_D/dt = 50$ V/ μ s; $T_j = T_{j \max}; I_{TM} = I_{TAV};$ $di_R/dt = -10$ A/ μ s; $V_R = 100$ V; $V_D = 0.67V_{DRM}$
Q_{rr}	Total recovered charge, max	μ C	6500	$T_j = T_{j \max}; I_{TM} = 1500$ A;
t_{rr}	Reverse recovery time, max	μ s	52	$di_R/dt = -10$ A/ μ s;
I_{rrM}	Peak reverse recovery current, max	A	250	$V_R = 100$ V

EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -

Wholesale and Retail.

THERMAL					
R_{thjc}	Thermal resistance, junction to case, max	$^{\circ}\text{C}/\text{W}$	0.010	Direct current	Double side cooled
R_{thjc-A}			0.022		Anode side cooled
R_{thjc-K}			0.018		Cathode side cooled
R_{thck}	Thermal resistance, case to heatsink, max	$^{\circ}\text{C}/\text{W}$	0.002	Direct current	
MECHANICAL					
w	Weight, max	g	1600		
D_s	Surface creepage distance	mm (inch)	55.13 (2.170)		
D_a	Air strike distance	mm (inch)	25.10 (0.988)		


PART NUMBERING GUIDE						NOTES																					
<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>DT</td><td>80</td><td>2000</td><td>28</td><td>7</td><td>3</td></tr> <tr> <td>1</td><td>2</td><td>3</td><td>4</td><td>5</td><td>6</td></tr> </table>						DT	80	2000	28	7	3	1	2	3	4	5	6	1) Critical rate of rise of off-state voltage									
DT	80	2000	28	7	3																						
1	2	3	4	5	6																						
<ol style="list-style-type: none"> 1. DT - Phase Control Disc Thyristor 2. Element Diameter 3. Mean on-state current, A 4. Voltage code 5. Critical rate of rise of on-state current non-repetitive, V/ μs 6. Turn-off time ($\text{dv}_D/\text{dt}=50 \text{ V}/\mu\text{s}$) 						<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>Symbol of Group $(\text{dv}_D/\text{dt})_{\text{crit}}, \text{V}/\mu\text{s}$</td><td>4</td><td>5</td><td>6</td><td>7</td><td>8</td><td>8.5</td><td>9</td></tr> <tr> <td></td><td>200</td><td>320</td><td>500</td><td>1000</td><td>1600</td><td>2000</td><td>2500</td></tr> </table>						Symbol of Group $(\text{dv}_D/\text{dt})_{\text{crit}}, \text{V}/\mu\text{s}$	4	5	6	7	8	8.5	9		200	320	500	1000	1600	2000	2500
Symbol of Group $(\text{dv}_D/\text{dt})_{\text{crit}}, \text{V}/\mu\text{s}$	4	5	6	7	8	8.5	9																				
	200	320	500	1000	1600	2000	2500																				
<ol style="list-style-type: none"> 1) Critical rate of rise of off-state voltage 2) Turn-off time ($\text{dv}_D/\text{dt}=50 \text{ V}/\mu\text{s}$) 						<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>Symbol of Group $t_{\text{off}}, \mu\text{s}$</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr> <td></td><td>500</td><td>630</td><td>800</td><td>1000</td><td>1600</td><td>2000</td><td>2500</td></tr> </table>						Symbol of Group $t_{\text{off}}, \mu\text{s}$	0	0	0	0	0	0	0		500	630	800	1000	1600	2000	2500
Symbol of Group $t_{\text{off}}, \mu\text{s}$	0	0	0	0	0	0	0																				
	500	630	800	1000	1600	2000	2500																				

EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -

Wholesale and Retail.

OVERALL DIMENSIONS

Package type: T.F5



All dimensions in millimeters (inches)