

EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -
Wholesale and Retail.

Phase Control Disc Thyristor Type DT90-4000-18

High power cycling capability / Low on-state and switching losses
 Designed for traction and industrial applications

Mean on-state current			I _{TAV}	4000 A				
Repetitive peak off-state voltage			V _{DRM}	1000 ÷ 1800 V				
Repetitive peak reverse voltage			V _{RRM}					
Turn-off time			t _q	320 µs				
V _{DRM} , V _{RRM} , V	1000	1100	1200	1300	1400	1500	1600	1800
Voltage code	10	11	12	13	14	15	16	18
T _j , °C	-60 ÷ 125							

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	Values	Test conditions	
ON-STATE					
I _{TAV}	Mean on-state current	A	4000 3840 4750	T _c =82 °C, Double side cooled T _c =85 °C, Double side cooled T _c =70 °C, Double side cooled 180° half-sine wave; 50 Hz	
I _{TRMS}	RMS on-state current	A	6280	T _c =82 °C, Double side cooled 180° half-sine wave; 50 Hz	
I _{TSM}	Surge on-state current	kA	70.0 81.0	T _j =T _{j max} T _j =25 °C	180° half-sine wave; t _p =10 ms; single pulse; V _D =V _R =0 V; Gate pulse: I _G =2 A; t _{GP} =50 µs; di _G /dt≥1 A/µs
			74.0 85.0	T _j =T _{j max} T _j =25 °C	180° half-sine wave; t _p =8.3 ms; single pulse; V _D =V _R =0 V; Gate pulse: I _G =2 A; t _{GP} =50 µs; di _G /dt≥1 A/µs
I ² t	Safety factor	A ² s·10 ³	24500 32800	T _j =T _{j max} T _j =25 °C	180° half-sine wave; t _p =10 ms; single pulse; V _D =V _R =0 V; Gate pulse: I _G =2 A; t _{GP} =50 µs; di _G /dt≥1 A/µs
			22700 29900	T _j =T _{j max} T _j =25 °C	180° half-sine wave; t _p =8.3 ms; single pulse; V _D =V _R =0 V; Gate pulse: I _G =2 A; t _{GP} =50 µs; di _G /dt≥1 A/µs
BLOCKING					
V _{DRM} , V _{RRM}	Repetitive peak off-state and Repetitive peak reverse voltages	V	1000÷1800	T _{j min} < T _j <T _{j max} ; 180° half-sine wave; 50 Hz; Gate open	
V _{DSM} , V _{RSM}	Non-repetitive peak off-state and Non-repetitive peak reverse voltages	V	1100÷1900	T _{j min} < T _j <T _{j max} ; 180° half-sine wave; single pulse; Gate open	
V _D , V _R	Direct off-state and Direct reverse voltages	V	0.6·V _{DRM} 0.6·V _{RRM}	T _j =T _{j max} ; Gate open	

EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -

Wholesale and Retail.

TRIGGERING				
I_{FGM}	Peak forward gate current	A	10	$T_j = T_{j \max}$
V_{RGM}	Peak reverse gate voltage	V	5	
P_G	Gate power dissipation	W	5	$T_j = T_{j \max}$ for DC gate current
SWITCHING				
$(di_T/dt)_{\text{crit}}$	Critical rate of rise of on-state current non-repetitive ($f=1$ Hz)	A/ μ s	630	$T_j = T_{j \max}; V_D = 0.67V_{DRM}; I_{TM} = 2I_{TAV}$; Gate pulse: $I_G = 2$ A; $t_{GP} = 50$ μ s; $di_G/dt \geq 2$ A/ μ s
THERMAL				
T_{stg}	Storage temperature	°C	-60÷50	
T_j	Operating junction temperature	°C	-60÷125	
MECHANICAL				
F	Mounting force	kN	60.0÷70.0	
a	Acceleration	m/s ²	50	Device clamped

CHARACTERISTICS

Symbols and parameters		Units	Values	Conditions	
ON-STATE					
V_{TM}	Peak on-state voltage, max	V	1.35	$T_j = 25$ °C; $I_{TM} = 6300$ A	
$V_{T(TO)}$	On-state threshold voltage, max	V	0.85	$T_j = T_{j \max}$;	
r_T	On-state slope resistance, max	$\text{m}\Omega$	0.080	0.5 π $I_{TAV} < I_T < 1.5$ π I_{TAV}	
I_L	Latching current, max	mA	1500	$T_j = 25$ °C; $V_D = 12$ V; Gate pulse: $I_G = 2$ A; $t_{GP} = 50$ μ s; $di_G/dt \geq 1$ A/ μ s	
I_H	Holding current, max	mA	300	$T_j = 25$ °C; $V_D = 12$ V; Gate open	
BLOCKING					
I_{DRM}, I_{RRM}	Repetitive peak off-state and Repetitive peak reverse currents, max	mA	300	$T_j = T_{j \max}$; $V_D = V_{DRM}$; $V_R = V_{RRM}$	
$(dv_D/dt)_{\text{crit}}$	Critical rate of rise of off-state voltage ¹⁾ , min	V/ μ s	500, 1000, 1600	$T_j = T_{j \max}$; $V_D = 0.67V_{DRM}$; Gate open	
TRIGGERING					
V_{GT}	Gate trigger direct voltage, max	V	5.00 3.00 2.00	$T_j = T_{j \min}$ $T_j = 25$ °C $T_j = T_{j \max}$	$V_D = 12$ V; $I_D = 3$ A; Direct gate current
I_{GT}	Gate trigger direct current, max	mA	500 300 200	$T_j = T_{j \min}$ $T_j = 25$ °C $T_j = T_{j \max}$	
V_{GD}	Gate non-trigger direct voltage, min	V	0.35	$T_j = T_{j \max}$;	
I_{GD}	Gate non-trigger direct current, min	mA	15.00	$V_D = 0.67V_{DRM}$; Direct gate current	
SWITCHING					
t_{gd}	Delay time, max	μ s	4.00	$T_j = 25$ °C; $V_D = 1000$ V; $I_{TM} = I_{TAV}$; $di/dt = 200$ A/ μ s; Gate pulse: $I_G = 2$ A; $V_G = 20$ V; $t_{GP} = 50$ μ s; $di_G/dt = 2$ A/ μ s	
t_q	Turn-off time ²⁾ , max	μ s	320	$dv_D/dt = 50$ V/ μ s; $T_j = T_{j \max}$; $I_{TM} = I_{TAV}$; $di_R/dt = -10$ A/ μ s; $V_R = 100$ V; $V_D = 0.67V_{DRM}$	
Q_{rr}	Total recovered charge, max	μ C	3200	$T_j = T_{j \max}$; $I_{TM} = 1000$ A; $di_R/dt = -10$ A/ μ s;	
t_{rr}	Reverse recovery time, max	μ s	34	$V_R = 100$ V	
I_{rrM}	Peak reverse recovery current, max	A	188		

EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -

Wholesale and Retail.

THERMAL					
R_{thjc}	Thermal resistance, junction to case, max	$^{\circ}\text{C}/\text{W}$	0.0065	Direct current	Double side cooled
R_{thjc-A}			0.0143		Anode side cooled
R_{thjc-K}			0.0117		Cathode side cooled
R_{thck}	Thermal resistance, case to heatsink, max	$^{\circ}\text{C}/\text{W}$	0.0015	Direct current	

MECHANICAL					
w	Weight, max		g	1900	
D_s	Surface creepage distance		mm (inch)	36.50 (1.437)	
D_a	Air strike distance		mm (inch)	16.50 (0.650)	


PART NUMBERING GUIDE						NOTES		
DT	90	4000	18	7	3			
1	2	3	4	5	6			
1. DT - Phase Control Disc Thyristor						1) Critical rate of rise of off-state voltage		
2. Element Diameter						Symbol of Group $(dv_D/dt)_{crit}, \text{V}/\mu\text{s}$	6	7
3. Mean on-state current, A						500	1000	1600
4. Voltage code						2) Turn-off time ($dv_D/dt=50 \text{ V}/\mu\text{s}$)		
5. Critical rate of rise of on-state current non-repetitive, V/ μs						Symbol of Group $t_{off}, \mu\text{s}$	0	
6. Turn-off time ($dv_D/dt=50 \text{ V}/\mu\text{s}$)						320		

EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -

Wholesale and Retail.

OVERALL DIMENSIONS

Package type: T.H1



All dimensions in millimeters (inches)