

EVLYS LTD. - POWER SEMICONDUCTORS DEVICES - Wholesale and Retail.

Fast Thyristor Type **FDT32-250-30**

Low switching losses / Low reverse recovery charge
Distributed amplified gate for high di_T/dt

Mean on-state current	I_{TAV}	250 A
Repetitive peak off-state voltage	V_{DRM}	3000 V
Repetitive peak reverse voltage	V_{RRM}	
Turn-off time	t_q	50.0; 63.0; 80.0; 100; 125 μ s
V_{DRM}, V_{RRM}, V		3000
Voltage code		30
$T_j, ^\circ C$		- 60 ÷ 125

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	Values	Test conditions	
ON-STATE					
I_{TAV}	Mean on-state current	A	250 430	$T_c = 94 ^\circ C$; Double side cooled; $T_c = 55 ^\circ C$; Double side cooled; 180° half-sine wave; 50 Hz	
I_{TRMS}	RMS on-state current	A	390	$T_c = 94 ^\circ C$; Double side cooled; 180° half-sine wave; 50 Hz	
I_{TSM}	Surge on-state current	kA	5.7 6.6	$T_j = T_{jmax}$ $T_j = 25 ^\circ C$	180° half-sine wave; 50 Hz ($t_p = 10$ ms); single pulse; $V_D = V_R = 0$ V; Gate pulse: $I_G = I_{FGM}$; $V_G = 20$ V; $t_{GP} = 50 \mu$ s; $di_G/dt = 1$ A/ μ s
			6.0 6.9	$T_j = T_{jmax}$ $T_j = 25 ^\circ C$	180° half-sine wave; 60 Hz ($t_p = 8.3$ ms); single pulse; $V_D = V_R = 0$ V; Gate pulse: $I_G = I_{FGM}$; $V_G = 20$ V; $t_{GP} = 50 \mu$ s; $di_G/dt = 1$ A/ μ s
I^2t	Safety factor	$A^2s \cdot 10^3$	162 215	$T_j = T_{jmax}$ $T_j = 25 ^\circ C$	180° half-sine wave; 50 Hz ($t_p = 10$ ms); single pulse; $V_D = V_R = 0$ V; Gate pulse: $I_G = I_{FGM}$; $V_G = 20$ V; $t_{GP} = 50 \mu$ s; $di_G/dt = 1$ A/ μ s
			149 197	$T_j = T_{jmax}$ $T_j = 25 ^\circ C$	180° half-sine wave; 60 Hz ($t_p = 8.3$ ms); single pulse; $V_D = V_R = 0$ V; Gate pulse: $I_G = I_{FGM}$; $V_G = 20$ V; $t_{GP} = 50 \mu$ s; $di_G/dt = 1$ A/ μ s
BLOCKING					
V_{DRM}, V_{RRM}	Repetitive peak off-state and Repetitive peak reverse voltages	V	3000	$T_{jmin} < T_j < T_{jmax}$; 180° half-sine wave; 50 Hz; Gate open	
V_{DSM}, V_{RSM}	Non-repetitive peak off-state and Non-repetitive peak reverse voltages	V	3100	$T_{jmin} < T_j < T_{jmax}$; 180° half-sine wave; 50 Hz; single pulse; Gate open	
V_D, V_R	Direct off-state and Direct reverse voltages	V	$0.75 \cdot V_{DRM}$ $0.75 \cdot V_{RRM}$	$T_j = T_{jmax}$; Gate open	

EVLYS LTD. - POWER SEMICONDUCTORS DEVICES - Wholesale and Retail.

TRIGGERING				
I_{FGM}	Peak forward gate current	A	6	$T_j = T_{j\max}$
V_{RGM}	Peak reverse gate voltage	V	5	
P_G	Gate power dissipation	W	3	$T_j = T_{j\max}$ for DC gate current
SWITCHING				
$(di_T/dt)_{crit}$	Critical rate of rise of on-state current non-repetitive ($f=1$ Hz)	A/ μ s	1000	$T_j = T_{j\max}$; $V_D = 0.67 \cdot V_{DRM}$; $I_{TM} = 2 I_{TAV}$; Gate pulse: $I_G = I_{FGM}$; $V_G = 20$ V; $t_{GP} = 50$ μ s; $di_G/dt = 1$ A/ μ s
THERMAL				
T_{stg}	Storage temperature	$^{\circ}$ C	- 60 ÷ 125	
T_j	Operating junction temperature	$^{\circ}$ C	- 60 ÷ 125	
MECHANICAL				
F	Mounting force	kN	9.0 ÷ 11.0	
a	Acceleration	m/s^2	50 100	Device unclamped Device clamped

CHARACTERISTICS

Symbols and parameters		Units	Values	Conditions	
ON-STATE					
V_{TM}	Peak on-state voltage, max	V	3.00	$T_j = 25$ $^{\circ}$ C; $I_{TM} = 785$ A	
$V_{T(TO)}$	On-state threshold voltage, max	V	1.70	$T_j = T_{j\max}$;	
r_T	On-state slope resistance, max	m Ω	2.200	$0.5 \pi I_{TAV} < I_T < 1.5 \pi I_{TAV}$	
I_H	Holding current, max	mA	500	$T_j = 25$ $^{\circ}$ C; $V_D = 12$ V; Gate open	
BLOCKING					
I_{DRM}, I_{RRM}	Repetitive peak off-state and Repetitive peak reverse currents, max	mA	70	$T_j = T_{j\max}$; $V_D = V_{DRM}$; $V_R = V_{RRM}$	
$(dv_D/dt)_{crit}$	Critical rate of rise of off-state voltage ¹⁾ , min	V/ μ s	1000	$T_j = T_{j\max}$; $V_D = 0.67 \cdot V_{DRM}$; Gate open	
TRIGGERING					
V_{GT}	Gate trigger direct voltage, max	V	4.00 2.50 2.00	$T_j = T_{j\min}$ $T_j = 25$ $^{\circ}$ C $T_j = T_{j\max}$	$V_D = 12$ V; $I_D = 3$ A; Direct gate current
I_{GT}	Gate trigger direct current, max	mA	500 300 200	$T_j = T_{j\min}$ $T_j = 25$ $^{\circ}$ C $T_j = T_{j\max}$	
V_{GD}	Gate non-trigger direct voltage, min	V	0.25	$T_j = T_{j\max}$; $V_D = 0.67 \cdot V_{DRM}$;	
I_{GD}	Gate non-trigger direct current, min	mA	10.00	Direct gate current	
SWITCHING					
t_{gd}	Delay time	μ s	3.0	$T_j = 25$ $^{\circ}$ C; $V_D = 0.4 \cdot V_{DRM}$; $I_{TM} = I_{TAV}$; Gate pulse: $I_G = I_{FGM}$; $V_G = 20$ V; $t_{GP} = 50$ μ s; $di_G/dt = 1$ A/ μ s	
t_q	Turn-off time ²⁾ , max	μ s	50.0; 63.0; 80.0; 100; 125 63.0; 80.0; 100; 125; 160	$dv_D/dt = 50$ V/ μ s; $dv_D/dt = 200$ V/ μ s;	$T_j = T_{j\max}$; $I_{TM} = I_{TAV}$; $di_R/dt = -10$ A/ μ s; $V_R = 100$ V; $V_D = 0.67 \cdot V_{DRM}$
Q_{rr}	Total recovered charge, max	μ C	500	$T_j = T_{j\max}$; $I_{TM} = I_{TAV}$;	
t_{rr}	Reverse recovery time, typ	μ s	5.0	$di_R/dt = -50$ A/ μ s;	
I_{rrM}	Peak reverse recovery current, max	A	200	$V_R = 100$ V	

R_{thjc}	Thermal resistance, junction to case, max	°C/W	0.0400	Direct current	Double side cooled
R_{thjc-A}			0.0880		Anode side cooled
R_{thjc-K}			0.0720		Cathode side cooled
R_{thck}	Thermal resistance, case to heatsink, max	°C/W	0.0060	Direct current	

MECHANICAL

w	Weight, typ	g	180	
D_s	Surface creepage distance	mm (inch)	19.44 (0.765)	
D_a	Air strike distance	mm (inch)	12.10 (0.476)	

NOTES

¹⁾ Critical rate of rise of off-state voltage

Symbol of group	7
$(dv_D/dt)_{crit}, V/\mu s$	1000

²⁾ Turn-off time ($dv_D/dt=50 V/\mu s$)

Symbol of group	2	1	4		
$t_q, \mu s$	50.0	63.0	80.0	100	125

PART NUMBERING GUIDE


FDT	32	250	30	7	4	
1	2	3	4	5	6	

1. FDT — Fast Inverter Disc Thyristor
2. Element Diameter
3. Mean on-state current, A
4. Voltage code
5. Critical rate of rise of off-state voltage
6. Group of turn-off time ($dv_D/dt=50 V/\mu s$)

EVLYS LTD. - POWER SEMICONDUCTORS DEVICES - Wholesale and Retail.

OVERALL DIMENSIONS

Package type: **T.B3**



All dimensions in millimeters (inches)