

EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -
Wholesale and Retail.

Fast Thyristor Type FDT40-630-15

Low switching losses
 Distributed amplified gate for high dI_T/dt

Mean on-state current		I_{TAV}		630 A		
Repetitive peak off-state voltage		V_{DRM}		1000...1500 V		
Repetitive peak reverse voltage		V_{RRM}				
Turn-off time		t_q		16.0, 20.0, 25.0, 32.0 μs		
V_{DRM}, V_{RRM}, V	1000	1100	1200	1300	1400	1500
Voltage code	10	11	12	13	14	15
$T_j, ^\circ C$	$-60...+125$					

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	Values	Test conditions	
ON-STATE					
I_{TAV}	Mean on-state current	A	619 630 923	$T_c = 85^\circ C$; Double side cooled; $T_c = 84^\circ C$; Double side cooled; $T_c = 55^\circ C$; Double side cooled; 180° half-sine wave; 50 Hz	
I_{TRMS}	RMS on-state current	A	989	$T_c = 84^\circ C$; Double side cooled; 180° half-sine wave; 50 Hz	
I_{TSM}	Surge on-state current	kA	11.5 13.0	$T_j = T_{j \max}$ $T_j = 25^\circ C$	180° half-sine wave; $t_p = 10$ ms; single pulse; $V_D = V_R = 0$ V; Gate pulse: $I_G = I_{FGM}$; $V_G = 20$ V; $t_{GP} = 50$ μs ; $di_G/dt = 1$ A/ μs
			12.0 14.0	$T_j = T_{j \max}$ $T_j = 25^\circ C$	180° half-sine wave; $t_p = 8.3$ ms; single pulse; $V_D = V_R = 0$ V; Gate pulse: $I_G = I_{FGM}$; $V_G = 20$ V; $t_{GP} = 50$ μs ; $di_G/dt = 1$ A/ μs
I^2t	Safety factor	$A^2s \cdot 10^3$	660 840	$T_j = T_{j \max}$ $T_j = 25^\circ C$	180° half-sine wave; $t_p = 10$ ms; single pulse; $V_D = V_R = 0$ V; Gate pulse: $I_G = I_{FGM}$; $V_G = 20$ V; $t_{GP} = 50$ μs ; $di_G/dt = 1$ A/ μs
			590 810	$T_j = T_{j \max}$ $T_j = 25^\circ C$	180° half-sine wave; $t_p = 8.3$ ms; single pulse; $V_D = V_R = 0$ V; Gate pulse: $I_G = I_{FGM}$; $V_G = 20$ V; $t_{GP} = 50$ μs ; $di_G/dt = 1$ A/ μs
BLOCKING					
V_{DRM}, V_{RRM}	Repetitive peak off-state and Repetitive peak reverse voltages	V	1000...1500	$T_{j \min} < T_j < T_{j \max}$ 180° half-sine wave; 50 Hz; Gate open	
V_{DSM}, V_{RSM}	Non-repetitive peak off-state and Non-repetitive peak reverse voltages	V	1100...1600	$T_{j \min} < T_j < T_{j \max}$ 180° half-sine wave; single pulse; Gate open	
V_D, V_R	Direct off-state and Direct reverse voltages	V	$0.6 \cdot V_{DRM}$ $0.6 \cdot V_{RRM}$	$T_j = T_{j \max}$ Gate open	

EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -

Wholesale and Retail.

TRIGGERING				
I_{FGM}	Peak forward gate current	A	8	
V_{RGM}	Peak reverse gate voltage	V	5	$T_j = T_{j \max}$
P_G	Gate power dissipation	W	8	$T_j = T_{j \max}$ for DC gate current
SWITCHING				
$(di_T/dt)_{\text{crit}}$	Critical rate of rise of on-state current non-repetitive ($f=1$ Hz)	A/ μ s	2000	$T_j = T_{j \max}; V_D = 0.67 \cdot V_{DRM}; I_{TM} = 4600$ A; Gate pulse: $I_G = 2$ A; $V_G = 20$ V; $t_{GP} = 50 \mu$ s; $di_G/dt = 2$ A/ μ s
THERMAL				
T_{stg}	Storage temperature	°C	-60...+50	
T_j	Operating junction temperature	°C	-60...+125	
MECHANICAL				
F	Mounting force	kN	14.0...16.0	
a	Acceleration	m/s ²	50	Device clamped

CHARACTERISTICS

Symbols and parameters		Units	Values	Conditions		
ON-STATE						
V_{TM}	Peak on-state voltage, max	V	2.30	$T_j = 25$ °C; $I_{TM} = 1978$ A		
$V_{T(TO)}$	On-state threshold voltage, max	V	1.394	$T_j = T_{j \max};$		
r_T	On-state slope resistance, max	$m\Omega$	0.501	$0.5 \pi I_{TAV} < I_T < 1.5 \pi I_{TAV}$		
I_H	Holding current, max	mA	500	$T_j = 25$ °C; $V_D = 12$ V; Gate open		
BLOCKING						
I_{DRM}, I_{RRM}	Repetitive peak off-state and Repetitive peak reverse currents, max	mA	100	$T_j = T_{j \max};$ $V_D = V_{DRM}; V_R = V_{RRM}$		
$(dv_D/dt)_{\text{crit}}$	Critical rate of rise of off-state voltage ¹⁾ , min	V/ μ s	200, 320, 500, 1000, 1600, 2000, 2500	$T_j = T_{j \max};$ $V_D = 0.67 \cdot V_{DRM};$ Gate open		
TRIGGERING						
V_{GT}	Gate trigger direct voltage, max	V	3.00 2.50 1.50	$T_j = T_{j \min}$ $T_j = 25$ °C $T_j = T_{j \max}$	$V_D = 12$ V; $I_D = 3$ A; Direct gate current	
I_{GT}	Gate trigger direct current, max	mA	500 300 150	$T_j = T_{j \min}$ $T_j = 25$ °C $T_j = T_{j \max}$		
V_{GD}	Gate non-trigger direct voltage, min	V	0.40	$T_j = T_{j \max}; V_D = 0.67 \cdot V_{DRM};$	Direct gate current	
I_{GD}	Gate non-trigger direct current, min	mA	45.00	Direct gate current		
SWITCHING						
t_{gd}	Delay time, max	μ s	0.85	$T_j = 25$ °C; $V_D = 600$ V; $I_{TM} = I_{TAV};$ $di/dt = 200$ A/ μ s;		
t_{gt}	Turn-on time ²⁾ , max	μ s	1.60, 2.00, 2.50, 3.20	Gate pulse: $I_G = 2$ A; $V_G = 20$ V; $t_{GP} = 50 \mu$ s; $di_G/dt = 2$ A/ μ s		
t_q	Turn-off time ³⁾ max	μ s	16.0, 20.0, 25.0, 32.0	$T_j = T_{j \max};$ $I_{TM} = I_{TAV};$ $di_R/dt = -10$ A/ μ s; $V_R = 100$ V; $V_D = 0.67 V_{DRM}$		
			20.0, 25.0, 32.0, 40.0	$dv_D/dt = 200$ V/ μ s		

EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -

Wholesale and Retail.

THERMAL					
R_{thjc}	Thermal resistance, junction to case, max	$^{\circ}\text{C}/\text{W}$	0.0300	Direct current	Double side cooled
R_{thjc-A}			0.0660		Anode side cooled
R_{thjc-K}			0.0540		Cathode side cooled
R_{thck}	Thermal resistance, case to heatsink, max	$^{\circ}\text{C}/\text{W}$	0.0060	Direct current	

MECHANICAL					
w	Weight, max	g	180		
D_s	Surface creepage distance	mm (inch)	7.86 (0.309)		
D_a	Air strike distance	mm (inch)	6.10 (0.240)		


PART NUMBERING GUIDE							NOTES						
FDT	40	630	15	7	4	6	1) Critical rate of rise of off-state voltage						
1	2	3	4	5	6	7	Symbol of Group $(dv_D/dt)_{crit}, \text{V}/\mu\text{s}$						
1. FDT — Fast Disc Thyristor							4	5	6	7	8	8,5	9
2. Element Diameter							200	320	500	1000	1600	2000	2500
3. Mean on-state current, A							2) Turn-on time						
4. Voltage code							Symbol of group $t_{gt}, \mu\text{s}$						
5. Critical rate of rise of off-state voltage							6	5	4	3			
6. Group of turn-off time ($dv_D/dt=50 \text{ V}/\mu\text{s}$)							1.60	2.00	2.50	3.20			
7. Group of turn-on time							3) Turn-off time ($dv_D/dt=50 \text{ V}/\mu\text{s}$)						
							Symbol of group $t_{ot}, \mu\text{s}$						
							7	6	5	4			
							16.0	20.0	25.0	32.0			

EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -

Wholesale and Retail.

OVERALL DIMENSIONS

Package type: T.C1



All dimensions in millimeters (inches)