

# EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -

Wholesale and Retail.

## Fast Thyristor Type FDT56-1000-22

Low switching losses / Low reverse recovery charge

Distributed amplified gate for high  $dI_T/dt$

Mean on-state current	$I_{TAV}$	1000 A
Repetitive peak off-state voltage	$V_{DRM}$	
Repetitive peak reverse voltage	$V_{RRM}$	1800...2200 V
Turn-off time	$t_q$	20.0, 25.0, 32.0, 40.0 $\mu s$
$V_{DRM}, V_{RRM}, V$	1800	2000
Voltage code	18	20
$T_j, ^\circ C$		-60...+125

### MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	Values	Test conditions	
<b>ON-STATE</b>					
$I_{TAV}$	Mean on-state current	A	909 1000 1363	$T_c= 85^\circ C$ ; Double side cooled; $T_c= 79^\circ C$ ; Double side cooled; $T_c= 55^\circ C$ ; Double side cooled; 180° half-sine wave; 50 Hz	
$I_{TRMS}$	RMS on-state current	A	1570	$T_c= 79^\circ C$ ; Double side cooled; 180° half-sine wave; 50 Hz	
$I_{TSM}$	Surge on-state current	kA	22.0 25.0	$T_j=T_{j\max}$ $T_j=25^\circ C$	180° half-sine wave; $t_p=10$ ms; single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=I_{FGM}$ ; $V_G=20$ V; $t_{GP}=50$ $\mu s$ ; $di_G/dt=1$ A/ $\mu s$
			23.0 26.0	$T_j=T_{j\max}$ $T_j=25^\circ C$	180° half-sine wave; $t_p=8.3$ ms; single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=I_{FGM}$ ; $V_G=20$ V; $t_{GP}=50$ $\mu s$ ; $di_G/dt=1$ A/ $\mu s$
$I^2t$	Safety factor	$A^2 \cdot 10^3$	2400 3100	$T_j=T_{j\max}$ $T_j=25^\circ C$	180° half-sine wave; $t_p=10$ ms; single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=I_{FGM}$ ; $V_G=20$ V; $t_{GP}=50$ $\mu s$ ; $di_G/dt=1$ A/ $\mu s$
			2100 2800	$T_j=T_{j\max}$ $T_j=25^\circ C$	180° half-sine wave; $t_p=8.3$ ms; single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=I_{FGM}$ ; $V_G=20$ V; $t_{GP}=50$ $\mu s$ ; $di_G/dt=1$ A/ $\mu s$
<b>BLOCKING</b>					
$V_{DRM}, V_{RRM}$	Repetitive peak off-state and Repetitive peak reverse voltages	V	1800...2200	$T_{j\min} < T_j < T_{j\max}$ ; 180° half-sine wave; 50 Hz; Gate open	
$V_{DSM}, V_{RSM}$	Non-repetitive peak off-state and Non-repetitive peak reverse voltages	V	1900...2300	$T_{j\min} < T_j < T_{j\max}$ ; 180° half-sine wave; single pulse; Gate open	
$V_D, V_R$	Direct off-state and Direct reverse voltages	V	$0.6 \cdot V_{DRM}$ $0.6 \cdot V_{RRM}$	$T_j=T_{j\max}$ ; Gate open	

# EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -

## Wholesale and Retail.

TRIGGERING				
$I_{FGM}$	Peak forward gate current	A	8	
$V_{RGM}$	Peak reverse gate voltage	V	5	$T_j = T_{j \max}$
$P_G$	Gate power dissipation	W	8	$T_j = T_{j \max}$ for DC gate current
SWITCHING				
$(di_T/dt)_{\text{crit}}$	Critical rate of rise of on-state current non-repetitive ( $f=1$ Hz)	A/ $\mu$ s	2000	$T_j = T_{j \max}; V_D = 0.67 \cdot V_{DRM}; I_{TM} = 2800$ A; Gate pulse: $I_G = 2$ A; $V_G = 20$ V; $t_{GP} = 50$ $\mu$ s; $di_G/dt = 2$ A/ $\mu$ s
THERMAL				
$T_{stg}$	Storage temperature	°C	-60...+50	
$T_j$	Operating junction temperature	°C	-60...+125	
MECHANICAL				
F	Mounting force	kN	24.0...28.0	
a	Acceleration	m/s <sup>2</sup>	50	Device clamped

## CHARACTERISTICS

Symbols and parameters		Units	Values	Conditions		
<b>ON-STATE</b>						
$V_{TM}$	Peak on-state voltage, max	V	2.35	$T_j = 25$ °C; $I_{TM} = 3140$ A		
$V_{T(TO)}$	On-state threshold voltage, max	V	1.397	$T_j = T_{j \max};$		
$r_T$	On-state slope resistance, max	$\text{m}\Omega$	0.313	$0.5 \pi I_{TAV} < I_T < 1.5 \pi I_{TAV}$		
$I_H$	Holding current, max	mA	500	$T_j = 25$ °C; $V_D = 12$ V; Gate open		
<b>BLOCKING</b>						
$I_{DRM}, I_{RRM}$	Repetitive peak off-state and Repetitive peak reverse currents, max	mA	150	$T_j = T_{j \max};$ $V_D = V_{DRM}; V_R = V_{RRM}$		
$(dv_D/dt)_{\text{crit}}$	Critical rate of rise of off-state voltage <sup>1)</sup> , min	V/ $\mu$ s	200, 320, 500, 1000, 1600, 2000, 2500	$T_j = T_{j \max};$ $V_D = 0.67 \cdot V_{DRM};$ Gate open		
<b>TRIGGERING</b>						
$V_{GT}$	Gate trigger direct voltage, max	V	3.00 2.50 1.50	$T_j = T_{j \min}$ $T_j = 25$ °C $T_j = T_{j \max}$	$V_D = 12$ V; $I_D = 3$ A; Direct gate current	
$I_{GT}$	Gate trigger direct current, max	mA	500 300 150	$T_j = T_{j \min}$ $T_j = 25$ °C $T_j = T_{j \max}$		
$V_{GD}$	Gate non-trigger direct voltage, min	V	0.40	$T_j = T_{j \max}; V_D = 0.67 \cdot V_{DRM};$		
$I_{GD}$	Gate non-trigger direct current, min	mA	75.00	Direct gate current		
<b>SWITCHING</b>						
$t_{gd}$	Delay time, max	$\mu$ s	0.90	$T_j = 25$ °C; $V_D = 1000$ V; $I_{TM} = I_{TAV};$ $di/dt = 200$ A/ $\mu$ s;		
$t_{gt}$	Turn-on time <sup>2)</sup> , max	$\mu$ s	2.00, 2.50, 3.20, 4.00	Gate pulse: $I_G = 2$ A; $V_G = 20$ V; $t_{GP} = 50$ $\mu$ s; $di_G/dt = 2$ A/ $\mu$ s		
$t_q$	Turn-off time <sup>3)</sup> max	$\mu$ s	20.0, 25.0, 32.0, 40.0	$dv_D/dt = 50$ V/ $\mu$ s;	$T_j = T_{j \max};$ $I_{TM} = I_{TAV};$ $di_R/dt = -10$ A/ $\mu$ s;	
			25.0, 32.0, 40.0, 50.0	$dv_D/dt = 200$ V/ $\mu$ s;	$V_R = 100$ V; $V_D = 0.67 \cdot V_{DRM}$	
$Q_{rr}$	Total recovered charge, max	$\mu$ C	450	$T_j = T_{j \max}; I_{TM} = 1000$ A;		
$t_{rr}$	Reverse recovery time, typ	$\mu$ s	6.3	$di_R/dt = -50$ A/ $\mu$ s;		
$I_{rrM}$	Peak reverse recovery current, max	A	175	$V_R = 100$ V		

# EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -

## Wholesale and Retail.

THERMAL					
$R_{thjc}$	Thermal resistance, junction to case, max	$^{\circ}\text{C}/\text{W}$	0.0210	Direct current	Double side cooled
$R_{thjc-A}$			0.0462		Anode side cooled
$R_{thjc-K}$			0.0378		Cathode side cooled
$R_{thck}$	Thermal resistance, case to heatsink, max	$^{\circ}\text{C}/\text{W}$	0.0040	Direct current	

MECHANICAL					
w	Weight, max	g	510		
$D_s$	Surface creepage distance	mm (inch)	31.60 (1.244)		
$D_a$	Air strike distance	mm (inch)	16.50 (0.649)		


PART NUMBERING GUIDE							NOTES																							
FDT	56	1000	22	7	5	4																								
1	2	3	4	5	6	7																								
1. FDT — Fast Inverter Disc Thyristor							1) Critical rate of rise of off-state voltage																							
2. Design version							<table border="1"> <tr> <td>Symbol of Group</td><td>4</td><td>5</td><td>6</td><td>7</td><td>8</td><td>8,5</td><td>9</td></tr> <tr> <td><math>(dv_b/dt)_{crit}, \text{V}/\mu\text{s}</math></td><td>200</td><td>320</td><td>500</td><td>1000</td><td>1600</td><td>2000</td><td>2500</td></tr> </table>								Symbol of Group	4	5	6	7	8	8,5	9	$(dv_b/dt)_{crit}, \text{V}/\mu\text{s}$	200	320	500	1000	1600	2000	2500
Symbol of Group	4	5	6	7	8	8,5	9																							
$(dv_b/dt)_{crit}, \text{V}/\mu\text{s}$	200	320	500	1000	1600	2000	2500																							
3. Mean on-state current, A							2) Turn-on time																							
4. Voltage code							<table border="1"> <tr> <td>Symbol of group</td><td>4</td><td>3</td><td>3</td><td>2</td><td></td><td></td><td></td></tr> <tr> <td><math>t_{gt}, \mu\text{s}</math></td><td>2.00</td><td>2.50</td><td>3.20</td><td>4.00</td><td></td><td></td><td></td></tr> </table>								Symbol of group	4	3	3	2				$t_{gt}, \mu\text{s}$	2.00	2.50	3.20	4.00			
Symbol of group	4	3	3	2																										
$t_{gt}, \mu\text{s}$	2.00	2.50	3.20	4.00																										
5. Critical rate of rise of off-state voltage							3) Turn-off time ( $dv_b/dt=50 \text{ V}/\mu\text{s}$ )																							
6. Group of turn-off time ( $dv_b/dt=50 \text{ V}/\mu\text{s}$ )							<table border="1"> <tr> <td>Symbol of group</td><td>6</td><td>5</td><td>4</td><td>3</td><td></td><td></td><td></td></tr> <tr> <td><math>t_{gt}, \mu\text{s}</math></td><td>20.0</td><td>25.0</td><td>32.0</td><td>40.0</td><td></td><td></td><td></td></tr> </table>								Symbol of group	6	5	4	3				$t_{gt}, \mu\text{s}$	20.0	25.0	32.0	40.0			
Symbol of group	6	5	4	3																										
$t_{gt}, \mu\text{s}$	20.0	25.0	32.0	40.0																										
7. Group of turn-on time																														

# **EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -**

## **Wholesale and Retail.**

### **OVERALL DIMENSIONS**

**Package type: T.D5**



All dimensions in millimeters (inches)

**EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -**  
**Wholesale and Retail.**