

EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -
Wholesale and Retail.

Fast Thyristor Type FDT56-630-36

Low switching losses
Distributed amplified gate for high di_T/dt

Mean on-state current	I _{TAV}	630 A		
Repetitive peak off-state voltage	V _{DRM}	3000...3600 V		
Repetitive peak reverse voltage	V _{RRM}			
Turn-off time	t _q	50.0, 63.0 μ s		
V _{DRM} , V _{RRM} , V	3000	3200	3400	3600
Voltage code	30	32	34	36
T _j , °C		-60...+125		

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	Values	Test conditions	
ON-STATE					
I _{TAV}	Mean on-state current	A	630 705 1035	T _c = 90 °C; Double side cooled; T _c = 85 °C; Double side cooled; T _c = 55 °C; Double side cooled; 180° half-sine wave; 50 Hz	
I _{TRMS}	RMS on-state current	A	989	T _c = 90 °C; Double side cooled; 180° half-sine wave; 50 Hz	
I _{TSM}	Surge on-state current	kA	17.0 20.0	T _j =T _{j max} T _j =25 °C 180° half-sine wave; t _p =10 ms; single pulse; V _D =V _R =0 V; Gate pulse: I _G =I _{FGM} ; V _G =20 V; t _{GP} =50 μ s; di _G /dt=1 A/ μ s	
			18.0 21.0	T _j =T _{j max} T _j =25 °C 180° half-sine wave; t _p =8.3 ms; single pulse; V _D =V _R =0 V; Gate pulse: I _G =I _{FGM} ; V _G =20 V; t _{GP} =50 μ s; di _G /dt=1 A/ μ s	
I ² t	Safety factor	A ² s·10 ³	1400 2000	T _j =T _{j max} T _j =25 °C 180° half-sine wave; t _p =10 ms; single pulse; V _D =V _R =0 V; Gate pulse: I _G =I _{FGM} ; V _G =20 V; t _{GP} =50 μ s; di _G /dt=1 A/ μ s	
			1300 1800	T _j =T _{j max} T _j =25 °C 180° half-sine wave; t _p =8.3 ms; single pulse; V _D =V _R =0 V; Gate pulse: I _G =I _{FGM} ; V _G =20 V; t _{GP} =50 μ s; di _G /dt=1 A/ μ s	
BLOCKING					
V _{DRM} , V _{RRM}	Repetitive peak off-state and Repetitive peak reverse voltages	V	3000...3600	T _{j min} < T _j <T _{j max} ; 180° half-sine wave; 50 Hz; Gate open	
V _{DSM} , V _{RSW}	Non-repetitive peak off-state and Non-repetitive peak reverse voltages	V	3100...3700	T _{j min} < T _j <T _{j max} ; 180° half-sine wave; single pulse; Gate open	
V _D , V _R	Direct off-state and Direct reverse voltages	V	0.6·V _{DRM} 0.6·V _{RRM}	T _j =T _{j max} ; Gate open	

EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -

Wholesale and Retail.

TRIGGERING

I_{FGM}	Peak forward gate current	A	8	$T_j = T_{j\max}$
V_{RGM}	Peak reverse gate voltage	V	5	
P_G	Gate power dissipation	W	8	$T_j = T_{j\max}$ for DC gate current

SWITCHING

$(di_T/dt)_{crit}$	Critical rate of rise of on-state current non-repetitive ($f=1$ Hz)	A/ μ s	2000	$T_j = T_{j\max}$; $V_D = 0.67 \cdot V_{DRM}$; $I_{TM} = 6400$ A; Gate pulse: $I_G = 2$ A; $V_G = 20$ V; $t_{GP} = 50 \mu$ s; $di_G/dt = 2$ A/ μ s
--------------------	--	------------	------	--

THERMAL

T_{stg}	Storage temperature	°C	-60...+50	
T_j	Operating junction temperature	°C	-60...+125	

MECHANICAL

F	Mounting force	kN	24.0...28.0	
a	Acceleration	m/s ²	50	Device clamped

CHARACTERISTICS

Symbols and parameters		Units	Values	Conditions
ON-STATE				
V_{TM}	Peak on-state voltage, max	V	2.80	$T_j = 25$ °C; $I_{TM} = 1978$ A
$V_{T(TO)}$	On-state threshold voltage, max	V	1.594	$T_j = T_{j\max}$;
r_T	On-state slope resistance, max	$m\Omega$	0.640	$0.5 \pi I_{TAV} < I_T < 1.5 \pi I_{TAV}$
I_H	Holding current, max	mA	500	$T_j = 25$ °C; $V_D = 12$ V; Gate open
BLOCKING				
I_{DRM}, I_{RRM}	Repetitive peak off-state and Repetitive peak reverse currents, max	mA	150	$T_j = T_{j\max}$; $V_D = V_{DRM}$; $V_R = V_{RRM}$
$(dv_D/dt)_{crit}$	Critical rate of rise of off-state voltage ¹⁾ , min	V/ μ s	200, 320, 500, 1000, 1600, 2000, 2500	$T_j = T_{j\max}$; $V_D = 0.67 \cdot V_{DRM}$; Gate open
TRIGGERING				
V_{GT}	Gate trigger direct voltage, max	V	3.00 2.50 1.50	$T_j = T_{j\min}$ $T_j = 25$ °C $T_j = T_{j\max}$
I_{GT}	Gate trigger direct current, max	mA	500 300 150	$T_j = T_{j\min}$ $T_j = 25$ °C $T_j = T_{j\max}$
V_{GD}	Gate non-trigger direct voltage, min	V	0.40	$T_j = T_{j\max}$; $V_D = 0.67 \cdot V_{DRM}$;
I_{GD}	Gate non-trigger direct current, min	mA	60.00	Direct gate current
SWITCHING				
t_{gd}	Delay time, max	μ s	1.05	$T_j = 25$ °C; $V_D = 1000$ V; $I_{TM} = I_{TAV}$; $di/dt = 200$ A/ μ s;
t_{gt}	Turn-on time ²⁾ , max	μ s	2.50, 3.20, 4.00, 6.30	Gate pulse: $I_G = 2$ A; $V_G = 20$ V; $t_{GP} = 50 \mu$ s; $di_G/dt = 2$ A/ μ s
t_q	Turn-off time ³⁾ max	μ s	50.0, 63.0	$T_j = T_{j\max}$; $I_{TM} = I_{TAV}$; $di_R/dt = -10$ A/ μ s; $V_R = 100$ V; $V_D = 0.67 V_{DRM}$
			63.0, 80.0	$dv_D/dt = 200$ V/ μ s

EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -

Wholesale and Retail.

THERMAL					
R_{thjc}	Thermal resistance, junction to case, max	$^{\circ}\text{C}/\text{W}$	0.0210	Direct current	Double side cooled
R_{thjc-A}			0.0462		Anode side cooled
R_{thjc-K}			0.0378		Cathode side cooled
R_{thck}	Thermal resistance, case to heatsink, max	$^{\circ}\text{C}/\text{W}$	0.0040	Direct current	

MECHANICAL					
w	Weight, max	g	550		
D_s	Surface creepage distance	mm (inch)	29.47 (1.160)		
D_a	Air strike distance	mm (inch)	17.50 (0.689)		

PART NUMBERING GUIDE							NOTES						
FDT	56	630	36	7	5	3							
1	2	3	4	5	6	7							
1. FDT — Fast Disc Thyristor													
2. Design version													
3. Mean on-state current, A													
4. Voltage code													
5. Critical rate of rise of off-state voltage													
6. Group of turn-off time ($\text{dv}_D/\text{dt}=50 \text{ V}/\mu\text{s}$)													
7. Group of turn-on time													
1.													

NOTES

1) Critical rate of rise of off-state voltage

Symbol of Group $(\text{dv}_D/\text{dt})_{\text{crit}}, \text{V}/\mu\text{s}$	4	5	6	7	8	8,5	9
	200	320	500	1000	1600	2000	2500

2) Turn-on time

Symbol of group $t_{gt}, \mu\text{s}$	4	3	2	1.5
	2.50	3.20	4.00	6.30

3) Turn-off time ($\text{dv}_D/\text{dt}=50 \text{ V}/\mu\text{s}$)


Symbol of group $t_{gt}, \mu\text{s}$	5.5	5
	50.0	63.0

EVLYS LTD. - POWER SEMICONDUCTORS DEVICES -

Wholesale and Retail.

OVERALL DIMENSIONS

Package type: T.D2



All dimensions in millimeters (inches)